10	-2	6	_	0
----	----	---	---	---

PTO/SB/05 (12/97)

Please type a plus sign (+) inside this box → +

Approved for use through 09/30/00. OMB 0651-0032 Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.

First Named Inventor or Application Identifier

Title
Intelligent Power Management For Distributed Processing Systems

Output

Title Output

Outp

		Express Mail Label No.			EL360238921US				
APPLICATION ELEMENTS See MPEP Chapter 600 concerning utility patent application contents			ADD	RESS	Bo:	Assistant Commissioner for Patent Box Patent Application Washington, DC 20231			
1. X Fee Transmittal Form (e.g., PTC (Submit an original, and a duplicate for)/SB/17) r fee processing)		6.		Microfiche Compu	iter Program (/	Appendix)	0360	
2. Specification (preferred arrangement set forth - Descriptive title of the Invention	[Total Pages below)	19	<i>I</i> 7.	Nucle (if ap	eotide and/or Amino plicable, all necessa	Acid Sequenc	e Submission	წ ≣	
- Cross References to Related A				a.	Comp	uter Readable	Сору		
	 Statement Regarding Fed sponsored R&D Reference to Microfiche Appendix 			b.	Paper Copy (identical to computer copy)				
 Background of the Invention Brief Summary of the Invention 	• • • • • • • • • • • • • • • • • • • •			C.	c. Statement verifying identical of above copies				
 Brief Description of the Drawing Detailed Description 	 Brief Description of the Drawings (if filed) Detailed Description 				ACCOMPANYING APPLICATION PARTS				
Claim(s)Abstract of the Disclosure			8.		Assignment Pape	rs (cover sheet	t & Documents	s(s))	
3. X Drawing(s) (35 USC d113)	[Total Sheets	8] 9.		37 CFR §3.73(b) S (when there is an	Statement assignee)		wer of orney	
4. Oath or Declaration	[Total Pages		<i>]</i> 10.		English Translatio	n Document (ii	f applicable)		
a. Newly Executed (original			11.		Information Disclo Statement (IDS)/P			oies of IDS ations	
b. Copy from a prior application (37 CFR §1.63(d)) (for continuation/divisional with Box 17 completed)			12.	X	Preliminary Amendment				
[Note Box 5 below]			13.	Х	Return Receipt Postcard (MPEP 503) (Should be specifically itemized)				
i. DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s named in the prior application,			14.		Small Entity Statement(s) (PTO/SB/09-12) Certified Copy of Priority Document(s)				
see 37 CFR §1.63(d)(2) and 1.33(b).			15.		if foreign priority is claimed)				
5. Incorporation By Reference (useable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered a			16.		Other:				
being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.				A new statement is required to be entitled to pay small entity fees, except					
17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information below and in a preliminary amendment:							n endment:		
☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: / Prior application information: Examiner Group / Art Unit:									
approace memacen.	18. CORRE								
		ORDE	MOL 7	DDIVE					
Customer Number or Bar Code Label (Insert Customer No. or Attach bar code label here) Or Correspondence address below									
NAME RONALD O. NEERINGS Toyas Instruments Incorporated									
Texas Instruments Incorporated ADDRESS Mail Station 3999 Description:									
P. O. Box 655474 CITY Dallas	STATE	TX				7/0.0005		·	
COUNTRY U.S.A.		(972) 91	7-5299			ZIP CODE FAX	75265 (972) 91	7-4418	
Name (Print/Type) RONALD O. NEERINGS		S		Regi	stration No. (Atto	mey/Agent)	34,227		
Signature	Zue 0.	1.	ur	<u>-</u>		Date	10/25	/00	

PTO/SB/17 (1/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are red	uired to re	espon	d to a col	lection o	of informa	ation unless it	displays a valid OMB control	number.	
FEE TRANSMITTAL		Complete If Known							
Patent fees are subject to annual revision on October 1.		_	Application Number				TBD		
These are the fees effective October 1, 1997			Filing Date			October 25, 2000			
Small Entity payments <u>must</u> be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12.			First Named Inventor Examiner Name			Gerard Chauvel, Et. al.			
outerwise range entity nees must be paid. See Porms P10/SB/09-12.			Group / Art Unit				TBE TBD	<u>;</u>	
TOTAL AMOUNT OF PAYMENT (\$) 746.00			Attorney					<u> </u>	
METHOD OF PAYMENT							TTF-29339		
		3.				CALCULAT	ION (continued)		
The Commissioner is hereby authorized to charge to the following Deposit Account,			ADDIT	IONAL	. FEES			80	
Deposit Account 20,000	— I	Large	Entity	Small	Entity			ў <u>≡</u>	
Number 20-000		Fee	Fee	Fee	Fee	-	- B		
Deposit Account T		Code 105	(\$) 130	Code 205	(\$) 65		e Description	Fee Paid	
Name l exas instruments incorporated			50	203	25	Surcharge - I	ate filing fee ate provisional filing fee or		
						cover sheet.	ato providional filling fee of		
Charge any additional fee required or credit any overpayment Charge all indicated fees and any additional fee required or credit any overpayment			130	139	130	Non-English specification			
		147	2,520	147	2,520	For filing a request for reexamination			
2. Payment Enclosed:			920*	112	920*	Requesting p			
Check Money Other	ł	440	4.040+			Examiner act			
FEE CALCULATION		113	1,840*	113	1,840* Requesting publication of SIR after Examiner action				
		115	110	215	55	Extension for	reply within first month		
1. BASIC FILING FEE		116	400	216	200	Extension of			
Large Entity Small Entity		117	950	217	475	Extension of			
Fee Fee Fee Fee Description Fee Pai Code (\$) Code (\$)	1	118	1,510	218	755		ime within fourth month		
101	_	128	2,060	228	1,030	Extension of t	ime within fifth month		
101 790 201 395 Utility filing fee \$710		119	310	219	155	Notice of App			
106 330 206 165 Design filing fee \$		120	310	220	155	Filing a brief i			
107 540 207 270 Plant filing fee \$		121	270	221	135	Request for o			
Tologod ming to		138 140	1,510	138	1,510		titute a pubic use proceeding		
	⊒ 1'	140	110	240	55	Petition to rev	ive - unavoidable		
SUBTOTAL (1) (\$)710		141	1,320	241	660		ive - unintentional		
2 EVERA OLA INTERES		142	1,320	242	660	Utility issue fe	•		
2. EXTRA CLAIM FEES		143 144	450 670	243 244	225 335	Design issue fee Plant issue fee			
Fee from		122	130	122	130		e Commissioner		
Extra Claims below Fee Paid	¹ ₁	123	50	123	50		ed to provisional applications	; 	
Total Claims 22 -20**= 2 x 18 = 36	│	126	240	126	240		Information Disclosure Stm		
Independent 2 -3** = 0 x 78 = 0	╡ ₅	581	40	581	40	Recording eac	ch patent assignment per		
Claims					properly (time number of properties)				
Multiple Dependent 0 = 0	Ī ¹	146	790	246	395	Filing a submission after final rejection (37 CFR 1.129(a))			
**or number previously paid, if greater; For Reissue, see below	- ¹	49	790	249	395	For each addi	tional invention to be	-	
•	1					examined (37	CFR 1.129(b))		
Large Entity Small Entity Fee Fee Fee Fee Fee Description									
Code (\$) Code (\$)									
103 22 203 11 Claims in excess of 20		Other fee (specify)							
102 82 202 41 Independent Claims in excess of 3								L	
104 270 204 135 Multiple dependent claims in excess	of 3								
109 82 209 41 **Reissue independent claims over									
original patent 110 22 210 11 **Reissue claims in excess of 20 an	d 01/07	Othe	r fee (s	pecify)					
original patent	ot 20 and over								
				F9	F F				
SUBTOTAL (2) (\$)36		*Reduced by Basic Filing Fee Paid SUBTOTAL (3)							
SUBMITTED BY							Complete (if applic	able)	
Typed or Printed Name Ronald O. Neerings							Reg. Number	34,227	
Signature				Date	T		Deposit Account User ID	· · · · · · ·	
Qu 0. 7	len				10	125/00			
					1 1	· • l		,	

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Gerard Chauvel, et al.

Art Unit:

TBD

Serial No.:

TBD

Examiner:

TBD

Filed:

10/25/2000

Docket:

TIF-29339

For:

Intelligent Power Management For Distributed Processing Systems

PRELIMINARY AMENDMENT

October 25, 2000

Assistant Commissioner For Patents

Washington, D. C. 20231

Sir:

THE THE THE THE THE THE

#15 #15 #11 #11

 MAILING CERTIFICATE UNDER 37 C.F.R. §1.8(A)

I hereby certify that on or before this date the above correspondence is being deposited with the U.S. Postal Service as First Class Mail in an envelope addressed to: Assistant Commissioner For Patents, Washington B.C. 20231.

h Austin Date

Please amend the above-referenced application as follows:

In the Specification:

On page 1, after the title and before the first line of text, insert a new paragraph --This application claims priority under 35 U.S.C. §119(e)(1) of European Patent Application Number 99402655.7, filed October 25, 1999, the entirety of which is incorporated herein by reference.

Respectfully submitted,

Ronald O. Neerings
Attorney for Applicant

Reg. No.: 34,227

Texas Instruments Incorporated P. O. Box 655474, M/S 3999 Dallasl, Texas 75265 (972) 917-5299

TIF-29339

-1-

15

INTELLIGENT POWER MANAGEMENT FOR DISTRIBUTED PROCESSING SYSTEMS

CROSS-REFERENCE TO RELATED APPLICATIONS

Not Applicable

STATEMENT OF FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT

Not Applicable

5 BACKGROUND OF THE INVENTION

TECHNICAL FIELD

This invention relates in general to integrated circuits and, more particularly, to managing power in a processor.

2. DESCRIPTION OF THE RELATED ART

For many years, the focus of processor design, including designs for microprocessor units (MPUs), co-processors and digital signal processors (DSPs), has been to increase the speed and functionality of the processor. Presently, power consumption has become a serious issue. Importantly, maintaining low power consumption, without seriously impairing speed and functionality, has moved to the forefront in many designs. Power consumption has become important in many applications because many systems, such as smart phones, cellular phones, PDAs (personal digital assistants), and handheld computers

10

15

20

operate from a relatively small battery. It is desirable to maximize the battery life in these systems, since it is inconvenient to recharge the batteries after short intervals.

Currently, approaches to minimizing power consumption involve static power management; i.e., designing circuits which use less power. In some cases, dynamic actions have been taken, such as reducing clock speeds or disabling circuitry during idle periods.

While these changes have been important, it is necessary to continuously improve power management, especially in systems where size and, hence, battery size, is important to the convenience of using a device.

In addition to overall power savings, in a complex processing environment, the ability to dissipate heat from the integrated circuit becomes a factor. An integrated circuit will be designed to dissipate a certain amount of heat. If tasks require multiple systems on the integrated circuit to draw high levels of current, it is possible that the circuit will overheat, causing system failure.

In the future, applications executed by integrated circuits will be more complex and will likely involve multiprocessing by multiple processors, including MPUs, DSPs, coprocessors and DMA channels in a single integrated circuit (hereinafter, a "distributed processing system"). DSPs will evolve to support multiple, concurrent applications, some of which will not be dedicated to a specific DSP platform, but will be loaded from a global network such as the Internet. Accordingly, the tasks that a distributed processing system will be able to handle without overheating will become uncertain.

Accordingly, a need has arisen for a method and apparatus for managing power in a circuit without seriously impacting performance.

10

15

20

BRIEF SUMMARY OF THE INVENTION

The present invention provides a method and apparatus for controlling the execution of tasks in a processor comprising a plurality of processing modules. Consumption information is calculated based on probabilistic values for activities associated with the tasks. Tasks are then executed on the processing modules responsive to the consumption information.

The present invention provides significant advantages over the prior art. First, it provides for a fully dynamic power management. As the tasks executed in the processing system change, the power management software can build new scenarios to ensure that thresholds are not exceeded. Further, as environmental conditions change, such as battery voltages dropping, the power management software can re-evaluate conditions and change scenarios, if necessary. Second, the power management software is transparent to the various tasks that it controls. Thus, even if a particular task does not provide for any power management, the power management software assumes responsibility for executing the task in a manner that is consistent with the power capabilities of the processing system. Third, the overall operation of the power management software can be used with different hardware platforms, with different hardware and tasks accommodated by changing profiles used for making the power calculations.

15

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

5 Figure 1 illustrates a block diagram of a distributed processing system;

Figure 2 illustrates a software layer diagram for the distributed processing system;

Figure 3 illustrates an example showing the advantages of power management for a distributed processing system;

Figures 4a and 4b illustrate flow diagrams showing preferred embodiments for the operation of the power management software of Figure 2;

Figure 5 illustrates the building system scenario block of Figure 4;

Figure 6 illustrates the activities estimate block of Figure 4;

Figure 7 illustrates the power compute block of Figure 4;

Figure 8 illustrates the activity measure and monitor block of Figure 4;

Figure 9 illustrates a block diagram showing the distributed processing system with activity counters.

10

15

20

25

DETAILED DESCRIPTION OF THE INVENTION

The present invention is best understood in relation to Figures 1-9 of the drawings, like numerals being used for like elements of the various drawings.

Figure 1 illustrates a general block diagram of a general distributed processing system 10, including an MPU 12, one or more DSPs 14 and one or more DMA channels or coprocessors (shown collectively as DMA/Coprocessor 16). In this embodiment, MPU 12 includes a core 18 and a cache 20. The DSP 14 includes a processing core 22 and a local memory 24 (an actual embodiment could use separate instruction and data memories, or could use a unified instruction and data memory). A memory interface 26 couples a shared memory 28 to one or more of the MPU 12, DSP 14 or DMA/Coprocessor 16. Each processor (MPU 12, DSPs 14) can operate in full autonomy under its own operating system (OS) or real-time operating system (RTOS) in a real distributed processing system, or the MPU 12 can operate the global OS that supervises shared resources and memory environment.

Figure 2 illustrates a software layer diagram for the distributed processing system 10. As shown in Figure 1, the MPU 12 executes the OS, while the DSP 14 executes an RTOS. The OS and RTOSs comprise the OS layer 30 of the software. A distributed application layer 32 includes JAVA, C++ and other applications 34, power management tasks 38 which use profiling data 36 and a global tasks scheduler 40. A middleware software layer 42 communicates between the OS layer 30 and the applications in the distributed application layer 32.

Referring to Figures 1 and 2, the operation of the distributed processing system 10 is discussed. The distributed processing system 10 can execute a variety of tasks. A typical application for the distributed processing system 10 would be in a smartphone application where the distributed processing system 10 handles wireless communication, video and audio decompression, and user

10

15

20

25

interface (i.e., LCD update, keyboard decode). In this application, the different embedded systems in the distributed processing system 10 would be executing multiple tasks of different priorities. Typically, the OS would perform the task scheduling of different tasks to the various embedded systems.

The present invention integrates energy consumption as a criterion in scheduling tasks. In the preferred embodiment, the power management application 38 and profiles 36 from the distributed applications layer 32 are used to build a system scenario, based on probabilistic values, for executing a list of tasks. If the scenario does not meet predetermined criteria, for example if the power consumption is too high, a new scenario is generated. After an acceptable scenario is established, the OS layer monitors the hardware activity to verify that the activity predicted in the scenario was accurate.

The criteria for an acceptable task scheduling scenario could vary depending upon the nature of the device. One important criterion for mobile devices is minimum energy consumption. As stated above, as electronic communication devices are further miniaturized, the smaller battery allocation places a premium on energy consumption. In many cases during the operation of a device, a degraded operating mode for a task may be acceptable in order to reduce power, particularly as the batteries reach low levels. For example, reducing the LCD refresh rate will decrease power, albeit at the expense of picture quality. Another option is to reduce the MIPs (millions of instructions per second) of the distributed processing system 10 to reduce power, but at the cost of slower performance. The power management software 38 can analyze different scenarios using different combinations of degraded performance to reach acceptable operation of the device.

Another objective in managing power may be to find the highest MIPs, or lowest energy for a given power limit setup.

10

15

20

25

Figures 3a and 3b illustrate an example of using the power management application 38 to prevent the distributed processing system 10 from exceeding an average power dissipation limit. In Figure 3a, the DSP 14, DMA 16 and MPU 12 are concurrently running a number of tasks. At time t1, the average power dissipation of the three embedded systems exceeds the average limit imposed on the distributed processing system 10. Figure 3b illustrates a scenario where the same tasks are executed; however, an MPU task is delayed until after the DMA and DSP tasks are completed in order to maintain an acceptable average power dissipation profile.

Figure 4a illustrates a flow chart describing operation of a first embodiment of the power management tasks 38. In block 50, the power management tasks are invoked by the global scheduler 40, which could be executed on the MPU 12 or one of the DSPs 14; the scheduler evaluate the upcoming application and splits it into tasks with associated precedence and exclusion rules. The task list 52 could include, for example, audio/video decoding, display control, keyboard control, character recognition, and so on. In step 54, the task list 52 is evaluated in view of the task model file 56 and the accepted degradations file 58. The task model file 56 is part of the profiles 36 of the distributed applications layer 32. The task model file 56 is a previously generated file that assigns different models to each task in the task list. Each model is a collection of data, which could be derived experimentally or by computer aided software design techniques, which defines characteristics of the associated task, such as latency constraints, priority, data flows, initial energy estimate at a reference processor speed, impacts of degradations, and an execution profile on a given processor as a function of MIPs and time. The degradation list 58 sets forth the variety of degradations that can be used in generating the scenario.

10

15

20

25

Each time the task list is modified (i.e., a new task is created or a task is deleted) or when a real time event occur, based on the task list 52 and the task model 56 in step 54, a scenario is built. The scenario allocates the various tasks to the modules and provides priority information setting the priority with which tasks are executed. A scenario energy estimate 59 at a reference speed can be computed from the tasks' energy estimate. If necessary or desirable, tasks may be degraded; i.e., a mode of the task that uses fewer resources may be substituted for the full version of a task. From this scenario, an activities estimate is generated in block 60. The activities estimate uses task activity profiles 62 (from the profiling data 36 of the distributed application layer 32) and a hardware architectural model 64 (also from the profiling data 36 of the distributed application layer 32) to generate probabilistic values for hardware activities that will result from the scenario. The probabilistic values include each module's wait/run time share (effective MHz), accesses to caches and memories, I/O toggling rates and DMA flow requests and data volume. Using a period T that matches the thermal time constant, from the energy estimate 59 at a reference processor speed and the average activities derived in step 60 (particularly, effective processors speeds), it is possible to compute an average power dissipation that will be compared to thermal package model. If the power value exceeds any thresholds set forth in the package thermal model 72, the scenario is rejected in decision block 74. In this case, a new scenario is built in block 54 and steps 60, 66 and 70 are repeated. Otherwise, the scenario is used to execute the task list.

During operation of the tasks as defined by the scenario, the OS and RTOSs track activities by their respective modules in block 76 using counters 78 incorporated in the hardware. The actual activity in the modules of the distributed processing system 10 may vary from the activities estimated in block 60. The data from the hardware counters are monitored on a T periodic basis to

10

15

20

25

produce measured activity values. These measured activity values are used in block 66 to compute an energy value for this period, and hence, an average power value in block 66, as described above, and are compared to the package thermal model in block 72. If the measured values exceed thresholds, then a new scenario is built in block 54. By continuously monitoring the measured activity values, the scenarios can be modified dynamically to stay within predefined limits or to adjust to changing environmental conditions.

Total energy consumption over T for the chip is calculated as:

$$E = \int_{T} \sum_{\text{mod ules}} \left[\alpha \cdot Cpd \cdot f \cdot V_{dd}^{2} \right] \cdot dt \equiv \sum_{\text{mod ules}} \left[\sum_{T} (\alpha \cdot) \right] \cdot Cpd \cdot f \cdot V_{dd}^{2}$$

where, f is the frequency, V_{dd} is the supply voltage and α is the probabilistic (or measured, see discussion in connection with block 76 of this figure) activity. In other words, $\sum_T (\alpha)^* Cpd^* f^* V_{dd}^2$ is the energy corresponding to a particular hardware module characterized by equivalent dissipation capacitance Cpd; counters values give $\sum_T (\alpha)$ and E is the sum of all energies for all modules in the distributed processing system 10 dissipated within T. Average system power dissipation W = E/T. In the preferred embodiment, measured and probabilistic energy consumption is calculated and the average power dissipation is derived from the energy consumption over period T. In most cases, energy consumption information will be more readily available. However, it would also be possible to calculate the power dissipation from measured and probabilistic power consumption.

Figure 4b is a flow chart describing operation of a second embodiment of the power management tasks 38. The flow of Figure 4b is the same as that of Figure 41, except when the scenario construction algorithm is invoked (new task, task delete, real time event) in step 50, instead of choosing one new scenario, n different scenarios that match the performances constraints can be pre-computed

10

15

20

25

in advance and stored in steps 54 and 59, in order to reduce the number of operations within the dynamic loop and provide faster adaptation if the power computed in the tracking loop leads to current scenario rejection in block 74. In Figure 4b, if the scenario is rejected, another pre-computed scenario is selected in block 65. Otherwise the operation is the same as shown in Figure 4a.

Figures 5 – 8 illustrate the operation of various blocks of Figure 3 in greater detail. The build system block 54 is shown in Figure 5. In this block, a task list 52, a task model 56, and a list of possible task degradations 58 are used to generate a scenario. The task list is dependent upon which tasks are to be executed on the distributed processing system 10. In the example of Figure 5, three tasks are shown: MPEG4 decode, wireless modem data receive and keyboard event monitor. In an actual implementation, the tasks could come from any number of sources. The task model sets forth conditions which must be taken in consideration in defining the scenario, such as latency and priority constraints, data flow, initial energy estimates, and the impact of degradations. Other conditions could also be used in this block. The output of the build system scenario block is a scenario 80, which associates the various tasks with the modules and assigns priorities to each of the tasks. In the example shown in Figure 5, for example, the MPEG4 decode task has a priority of 16 and the wireless modem task has a priority of 4.

The scenarios built in block 54 could be based on a number of different considerations. For example, the scenarios could be built based on providing the maximum performance within the packages thermal constraints. Alternatively, the scenarios could be based on using the lowest possible energy. The optimum scenario could change during operation of a device; for example, with fully charged batteries a device may operate at a maximum performance level. As the

10

15

20

25

power in the batteries diminished below a preset level, the device could operate at the lowest possible power level to sustain operation.

The scenario 80 from block 54 is used by the activities estimate block 60, shown in Figure 6. This block performs a probabilities computation for various parameters that affect power usage in the distributed processing system 10. The probabilistic activities estimate is generated in conjunction with task activity profiles 62 and hardware architectural models 64. The task activity profiles include information on the data access types (load/store) and occurrences for the different memories, code profiles, such as the branches and loops used in the task, and the cycles per instruction for instructions in the task. The hardware architectural model 64 describes in some way the impact of the task activity profiles 62 on the system latencies, that will permit computation of estimated hardware activities (such as processor run/wait time share). This model takes into account the characteristics of the hardware on which the task will be implemented, for example, the sizes of the caches, the width of various buses, the number of I/O pins, whether the cache is write-through or write back, the types of memories used (dynamic, static, flash, and so on) and the clock speeds used in the module. Typically, the model can consist of a family of curves that represent MPU and DSP effective frequency variations with different parameters, such as data cacheable/non-cacheable, read/write access shares, number of cycles per instruction, and so on. In the illustrated embodiment of Figure 6, values for the effective frequency of each module, the number of memory accesses, the I/O toggling rates and the DMA flow are calculated. Other factors that affect power could also be calculated.

The power compute block 66 is shown in Figure 8. In this block, the probabilistic activities from block 60 or the measured activities from block 76 are used to compute various energy values and, hence, power values over a period

10

15

20

25

T. The power values are computed in association with hardware power profiles, which are specific to the hardware design of the distributed processing system 10. The hardware profiles could include a Cpd for each module, logic design style (D-type flip-flop, latches, gated clocks and so on), supply voltages and capacitive loads on the outputs. Power computations can be made for integrated modules, and also for external memory or other external devices.

Activity measure and monitor block 76 is shown in Figure 8. Counters are implemented throughout the distributed processing system 10 to measure activities on the various modules, such as cache misses, TLB (translation lookaside buffer) misses, non-cacheable memory accesses, wait time, read/write requests for different resources, memory overhead and temperature. The activity measure and monitor block 76 outputs values for the effective frequency of each module, the number of memory accesses, the I/O toggling rates and the DMA flow. In a particular implementation, other values may also be measured. The output of this block is sent to the power compute block 66.

Figure 9 illustrates and example of a distributed processing system 10 using power/energy management software. In this example, the distributed processing system 10 includes a MPU 12, executing an OS, and two DSPs 14 (individually referenced as DSP1 14a and DSP2 14b), each executing a respective RTOS. Each module is executing a monitor task 82, which monitors the values in various activity counters 78 throughout the distributed processing system 10. The power compute task is executed on DSP 14a. The various monitor tasks retrieve data from associated activity counters 78 and pass the information to DSP 14a to calculate a power value based on measured activities. The power management tasks, such as power compute task 84 and monitor task 82, can be executed along with other application tasks.

10

15

20

25

In the preferred embodiment, the power management tasks 38 and profiles 36 are implemented as JAVA class packages in a JAVA real-time environment.

The present invention provides significant advantages over the prior art. First, it provides for a fully dynamic power management. As the tasks executed in the distributed processing system 10 change, the power management can build new scenarios to ensure that thresholds are not exceeded. Further, as environmental conditions change, such as battery voltages dropping, the power management software can re-evaluate conditions and change scenarios, if necessary. For example, if the battery voltage (supply voltage) dropped to a point where Vdd could not be sustained at its nominal value, a lower frequency could be established, which would allow operation of the distributed processing system 10 at a lower Vdd. New scenarios could be built which would take the lower frequency into account. In some instances, more degradations would be introduced to compensate for the lower frequency. However, the lower frequency could provide for continued operation of the device, despite supply voltages that would normally be insufficient. Further, in situations where a lower frequency was acceptable, the device could operate at a lower Vdd (with the availability of a switched mode supply) in order to conserve power during periods of relatively low activity.

The power management software is transparent to the various tasks that it controls. Thus, even if a particular task does not provide for any power management, the power management software assumes responsibility for executing the task in a manner that is consistent with the power capabilities of the distributed processing system 10.

The overall operation of the power management software can be used with different hardware platforms, with different hardware and tasks accommodated by changing the profiles 36.

Although the Detailed Description of the invention has been directed to

5 certain exemplary embodiments, various modifications of these embodiments, as
well as alternative embodiments, will be suggested to those skilled in the art.

The invention encompasses any modifications or alternative embodiments that
fall within the scope of the Claims.

WHAT IS CLAIMED:

1. A method for controlling the execution of tasks in a processor comprising a plurality of processing modules, comprising the steps of:

calculating consumption information based on probabilistic values for activities associated with the tasks;

executing the tasks on said plurality of processing modules responsive to said consumption information

- 2. The method of claim 1 and further comprising the steps of: monitoring actual activity occurrences in processing modules; and modifying the execution of the tasks based on said monitoring step.
- 3. The method of claim 1 wherein said executing step comprises the step of executing the tasks on said plurality of processing modules responsive to said consumption information in order to provide the maximum performance within thermal constraints associated with the processing system.
- 4. The method of claim 1 wherein said executing step comprises the step of executing the tasks on said plurality of processing modules responsive to said consumption information in order to execute the tasks using the lowest possible energy consumption.
- 5. The method of claim 1 wherein said calculating step comprises the steps of:

generating a task allocation scenario; estimating the activities for task allocation scenario; computing the consumption associated with said activities.

- 6. The method of claim 5 wherein said step of generating a task allocation scenario comprises the step of receiving a task list describing the tasks to be executed and a task model describing the tasks.
- 7. The method of claim 6 wherein the task model includes initial estimates for each task.
- 8. The method of claim 7 wherein the task model further includes priority constraints associated with the tasks.
- 9. The method of claim 8 wherein said task model includes information regarding possible degradations associated with one or more of the tasks in said task list.
- 10. The method of claim 5 wherein said computing step comprises the step of computing the energy consumption associated with said activities.
- 11. The method of claim 5 wherein said computing step comprises the step of computing the power consumption associated with said activities.
 - 12. A processing device comprising:

one or more processing modules for executing a plurality of tasks, said processing subsystems executing a power management function for:

calculating consumption information based on probabilistic values for activities associated with the tasks;

controlling the execution of the tasks on said processing modules responsive to said consumption information.

13. The processing device of claim 12 and further comprising counters for measuring activity occurrences and wherein said power management function further:

monitors said counters; and modifies the execution of the tasks based on values in said counters.

- 14. The processing device of claim 12 wherein said power management function controls the execution of tasks on the processing modules responsive to said consumption information in order to provide the maximum performance within thermal constraints associated with the processing system.
- 15. The processing device of claim 12 wherein said power management function controls the execution of tasks on said processing modules responsive to said consumption information in order to execute the tasks using the lowest possible energy consumption.
- 16. The processing device of claim 12 wherein said power management function calculates the consumption information by:


generating a task allocation scenario; estimating the activities for said task allocation scenario; computing the consumption associated with said activities.


17. The processing device of claim 16 wherein said power management function generates a task allocation scenario by receiving a task list describing the tasks to be executed and a task model describing the tasks.


- 18. The processing device of claim 17 wherein the task model includes initial estimates for each task.
- 19. The processing device of claim 18 wherein the task model further includes priority constraints associated with the tasks.
- 20. The processing device of claim 19 wherein said task model includes information regarding possible degradations associated with one or more of the tasks in said task list.
- 21. The processing device of claim 16 wherein said power management function computes the consumption by computing the energy consumption associated with said activities.
- 22. The processing device of claim 16 wherein said power management function computes the consumption by computing the power consumption associated with said activities.


ABSTRACT OF THE DISCLOSURE


A distributed processing system (10) includes a plurality of processing modules, such as MPUs (12), DSPs (14), and coprocessors/DMA channels (16). Power management software (38) in conjunction with profiles (36) for the various processing modules and the tasks to executed are used to build scenarios which meet predetermined power objectives, such as providing maximum operation within package thermal constraints or using minimum energy. Actual activities associated with the tasks are monitored during operation to ensure compatibility with the objectives. The allocation of tasks may be changed dynamically to accommodate changes in environmental conditions and changes in the task list.

























- ► TASK ATTACHED TO A GIVEN PROCESSOR
- ► SCHEDULED AT OS/RTOS LEVEL

